View EM73MA89B_1237062.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
GENERAL DESCRIPTION
EM73MA89B is an advanced single chip CMOS 4-bit multi-time-programmable (MTP) micro-controller. It contains 16K-byte ROM, 1012-nibble RAM, 4-bit ALU, 13-level subroutine nesting, 22-stage time base, two 12bit timer/counters for the kernel function, and one high speed conter. EM73MA89B also equipped with 6 interrupt sources, 3~7 I/O ports (including 1 input port and 2~7 bidirection ports), LCD display (64x16 or 64x32), built-in watch-dog-timer and speech synthesizer. It's low power consumption and high speed feature are further strengten with DUAL, SLOW, IDLE and STOP operation mode for optimized power saving.
FEATURES
* Operation voltage * Clock source : 2.2V to 3.6V. : Dual clock system. Low-frequency oscillator is 32KHz. Crystal oscillator or RC oscillator by mask option and high-frequency oscillator is a built-in internal oscillator. Instruction set : 107 powerful instructions. Instruction cycle time : 0.85s for 9.2M or 1.7s for 4.6M Hz selected by mask option(high speed clock). 122s for 32768 Hz (low speed clock, frequency double). ROM capacity : 16K x 8 bits. RAM capacity : 1012 x 4 bits. Input port : 1 port (P0.0-P0.3), IDLE/STOP releasing function is available by mask option. (each input pin has a pull-up and pull-down resistor available by mask option). Bidirection port : 2~7 ports (P1, P2, P4, P5, P6, P7, P8). IDLE/STOP release function for P8(0.. 3) is available by mask option. P1, P2, P5, P6, P7 are shared with LCD pins. Built-in watch-dog-timer counter : It is available by mask option. 12-bit timer/counter : Two 12-bit timer/counters are programmable for timer, event counter and pulse width measurement mode. Built-in time base counter : 22 stages. Subroutine nesting : Up to 13 levels. Interrupt : External interrupt . . . . . . 2 input interrupt sources. Internal interrupt . . . . . . 2 timer overflow interrupts, 1 time base interrupt. 1 speech/HTC interrupt. High speed counter : The high speed counter includes one 8-bit high speed counter and a resistor to frequency oscillator. It has resistor to frequrncy oscillation mode, melody mode and auto load timer mode. LCD driver : 64x32 or 64x16 dots, 1/32 or 1/16 duty, 1/5 bias by mask option. Speech synthesizer : 992K speech data ROM (use as 992K nibbles data ROM). PWM or current D/A : Output selection by mask option. Power saving function : SLOW, IDLE, STOP operation modes. Package type : Chip form 128 pins.
* * * * * * * * * * *
*
* * * * *
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
1
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
FUNCTION BLOCK DIAGRAM
RESET
CLK LXIN LXOUT
Reset Control
Clock Generator
Timing Generator
Clock Mode Control
System Control Data pointer BZ1/VO BZ2 Speech synthesizer Interrupt Control Time Base Instruction Decoder Instruction Register ACC Stack pointer Stack RAM S HR LR P0.0/WAKEUP0 P0.1/WAKEUP1 P0.2/WAKEUP2 P0.3/WAKEUP3
Data Bus
ALU Flag Z C
HTC
Timer/Counter (TA,TB)
ROM PC
P4.0(RX) P4.1 P4.2(RY) P4.3(RZ) VC1~VC4, VA,VB VR1~VR4
I/O Control
LCD Driver
* This specification are subject to be changed without notice.
P8.0(INT1)/WAKEUPA P8.1(TRGB)/WAKEUPB P8.2(INT0)/WAKEUPC P8.3(TRGA)/WAKEUPD
P2,5,6,7/COM16~31 or SEG44~59
P1/SESG60~63
COM0~15
SEG0~43
10.15.2002 (V1.3)
2
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
PIN DESCRIPTIONS
Symbol VDD, VDD2 Pin-type Function In normal mode : Power supply (+) In programming MTP mode: Power supply (+) for programming MTP In normal mode : Power supply (-) In programming MTP mode: Power supply (-) for programming MTP In normal mode : No connection (floating) In programming MTP mode: Power supply for programming MTP In normal mode : No connection (floating) In programming MTP mode: High voltage (12V) power source for programming MTP RESET-A System reset input signal, low active mask option : none pull-up OSC-G Capacitor connecting pin for internal high frequency oscillator. OSC-B/OSC-H Crystal/Resistor connecting pin for low speed clock source. OSC-B Crystal connecting pin for low speed clock source. INPUT-B 4-bit input port with IDLE/STOP releasing function mask option : wakeup enable, pull-up wakeup enable, none wakeup disable, pull-up wakeup disable, pull-down wakeup disable, none In programming MTP mode: P0.0/ACLK : address counter clock for programming MTP P0.1/PGMB : program data to MTP cells for programming MTP P0.2/OEB : data output enable for programming MTP P0.3/DCLK : data in/out clock signal for programming MTP I/O-X1 3-bit bidirection I/O pins or RF oscillation input pins. mask option : open-drain (apply to RF oscillation) high current push-pull normal current push-pull low current push-pull In programming MTP mode: P4.0/D0 : data bus for programming MTP P4.2/D2 : data bus for programming MTP P4.3/D3 : data bus for programming MTP I/O-Q1 1-bit bidirection I/O pin. mask option : open-drain high current push-pull normal current push-pull low current push-pull In programming MTP mode: P4.1/D1 : data bus for programming MTP 10.15.2002 (V1.3)
3
VSS
VNN
VPP
RESET
CLK LXIN LXOUT P0(0..3)/WAKEUP0..3
P4.0(RX),P4.2(RY), P4.3(RZ)
P4.1
* This specification are subject to be changed without notice.
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Symbol Pin-type P8.0(INT1)/WAKEUPA I/O-X1 P8.2(INT0)/WAKEUPC Function 2-bit bidirection I/O port with external interrupt sources input and IDLE /STOP releasing function mask option : wakeup enable, normal current push-pull wakeup ensable, low current push-pull wakeup disable, high current push-pull wakeup disable, normal current push-pull wakeup disable, low current push-pull wakeup disable, open drain In programming MTP mode: P8.0/D4 : data bus for programming MTP P8.2/D6 : data bus for programming MTP 2-bit bidirection I/O port with time/counter A,B external input and IDLE /STOP releasing function mask option : wakeup enable, normal current push-pull wakeup ensable, low current push-pull wakeup disable, high current push-pull wakeup disable, normal current push-pull wakeup disable, low current push-pull wakeup disable, open drain In programming MTP mode: P8.1/D5 : data bus for programming MTP P8.3/D7 : data bus for programming MTP LCD bias voltage pins PWM or current D/A output pin for speech synthesizer by mask option PWM output pin for speech synthesizer Tie Vss as package type, no connecting as COB type.
P8.1(TRGB)/WAKEUPB I/O-X1 P8.3(TRGA)/WAKEUPD
VCA, VCB, V1~V6 BZ1/VO BZ2 TEST *16 COMMONS : COM0~COM15 SEG0~SEG59 P1(0..3)/SEG63..60
I/O-P
P2(0..3),P5(0..3), P6(0..3),P7(0..3)
I/O-P
LCD common output pins LCD segment output pins 4-bit bidirection I/O pins with LCD segment pins mask option : LCD segment pin push-pull open-drain 16-bit bidirection I/O pins mask option : push-pull open-drain
*32 COMMONS : COM0~COM31 SEG0~SEG43 P1(0..3)/SEG63..60, P2(0..3)/SEG59..56, P5(0..3)/SEG55..52, P6(0..3)/SEG51..48, P7(0..3)/SEG47..44
I/O-P
LCD common output pins LCD segment output pins 16-bit bidirection I/O pins with LCD segment pins mask option : LCD segment pin push-pull open-drain
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
4
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
FUNCTION DESCRIPTIONS
PROGRAM ROM ( 16K X 8 bits )
ry elimina Pr
16 K x 8 bits program ROM contains user's program and some fixed data. The basic structure of the program ROM may be categorized into 5 partitions. 1. Address 0000h : Reset start address. 2. Address 0002h - 000Ch : 6 kinds of interrupt service routine entry addresses. 3. Address 000Eh - 0086h : SCALL subroutine entry address, only available at 000Eh, 0016h, 001Eh, 0026h, 002Eh, 0036h, 003Eh, 0046h, 004Eh, 0056h, 005Eh, 0066h, 006Eh, 0076h, 007Eh, 0086h. 4. Address 0000h - 07FFh : LCALL subroutine entry address. 5. Address 0000h - 1FFFh : Except used as above function, the other region can be used as user's program and data region. address Bank 0 :
0000h 0002h 0004h 0006h 0008h 000Ah 000Ch 000Eh 0086h Reset start address INT0 ; interrupt service routine entry address SPI or HTCI TRGA TRGB TBI INT1 SCALL, subroutine call entry address
Subroutine call entry address designated by [LCALL a] instruction
. . .
07FFh 0800h 0FFFh 1000h
1FFFh
Bank 1 Bank 2 Bank 3
Data table for [LDAX],[LDAXI] instruction
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
5
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
y iminar Prelthe program ROM. User's program is executed using the PC value User's program and fixed data are stored in
to fetch an instruction code. The 16Kx8 bits program ROM can be divided into 4 banks. There are 4Kx8 bits per bank. The program ROM bank is selected by P3(1..0). The program counter is a 13-bit binary counter. The PC and P3 are initialized to "0" during reset. When P3(1..0)=00B or 11B, the bank0 and bank1 of program ROM will be selected. P3(1..0)=01B, the bank0 and bank2 will be selected. P3(1..0)=10B, the bank0 and bank3 will be selected. P3=xx00B Address P3=xx11B P3=xx01B P3=xx10B 0000h : : Bank0 Bank0 Bank0 0FFFh 1000h : : Bank1 Bank2 Bank3 1FFFh PROGRAM EXAMPLE:
BANK 0 : : : LDIA #00H ; set program ROM to bank1 OUTA P3 B XA1 : XA : : : LDIA #01H ; set program ROM to bank2 OUTA P3 B XB1 : XB : : : LDIA #02H ; set program ROM to bank3 OUTA P3 B XC1 : XC : : : B XD XD : : : : ;-------------------------------------------------------------------------------------BANK 1 XA1 : : : B XA : XA2 : : START:
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
6
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
B XA2 : ;--------------- -------------------- -------------------- -------------------- -BANK 2 XB1 : : : B XB : XB2 : : B XB2 : ;--------------- -------------------- -------------------- -------------------- -BANK 3 XC1 : : : B XC : XC2 : : B XC2
ry elimina Pr
Fixed data can be read out by table-look-up instruction. Table-look-up instruction is requires the Data point (DP) to indicate the ROM address in obtaining the ROM code data (Except bank 0) : LDAX LDAXI Acc ROM[DP]L Acc ROM[DP]H,DP+1
DP is a 12-bit data register that stores the program ROM address as pointer for the ROM code data. User has to initially load ROM address into DP with instructions "STADPL", and "STADPM, STADPH", then to obtain the lower nibble of ROM code data by instruction "LDAX" and higher nibble by instruction "LDAXI". PROGRAM EXAMPLE: Read out the ROM code of address 1777h by table-look-up instruction.
LDIA STADPL STADPM STADPH : LDL LDH LDAX STAMI LDAXI STAM ; ORG DATA #07h; ; [DP]L 07h ; [DP]M 07h ; [DP]H 07h, Load DP=777h #00h; #03h;
; ACC 6h ; RAM[30] 6h ; ACC 5h ; RAM[31] 5h
1777h 56h;
DATA RAM ( 1012-nibble ) A total 1012 - nibble data RAM is available from address 000 to 3FFh Data RAM includes the zero page region, stacks and data areas. * This specification are subject to be changed without notice. 10.15.2002 (V1.3)
7
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Bank 0 Address 0 1 2 3 4 5 6 7 8 9 A B C D E F P9=xx00B 000-00Fh 010-01Fh 020-02Fh 030-03Fh 040-04Fh 050-05Fh 060-06Fh 070-07Fh 080-08Fh 090-09Fh 0A0-0AFh 0B0-0BFh 0C0-0CFh 0D0-0DFh 0E0-0EFh 0F0-0FFh Bank 1 P9=xx01B 100-10Fh 110-11Fh : : 1E0-1EFh 1F0-1FFh Bank 2 P9=xx10B 200-20Fh 210-21Fh 220-22Fh 230-23Fh 240-24Fh 250-25Fh 260-26Fh 270-27Fh 280-28Fh 290-29Fh 2A0-2AFh 2B0-2BFh 2C0-2CFh 2D0-2DFh 2E0-2EFh 2F0-2FFh Bank 3 P9=xx11B 300-30Fh 310-31Fh 320-32Fh 330-33Fh 340-34Fh 350-35Fh 360-36Fh 370-37Fh 380-38Fh 390-39Fh 3A0-3AFh 3B0-3BFh 3C0-3CFh 3D0-3DFh 3E0-3EFh 3F0-3FFh ZERO PAGE
Level Level Level Level
0 4 8 12
Level 1 Level 5 Level 8
Level 2 Level 6 Level 10
Level 3 Level 7 Level 11
: :
COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM17 COM18 COM19 COM20 COM21 COM22 COM23 COM24 COM25 COM26 COM27 COM28 COM29 COM30 COM31
SEG0 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20 SEG21 SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30 SEG31 SEG32 SEG33 SEG34 SEG35 SEG36 SEG37 SEG38 SEG39 SEG40 SEG41 SEG42 SEG43 SEG44 SEG45 SEG46 SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 SEG59 SEG60 SEG61 SEG62 SEG63
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
8
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
ZERO- PAGE: From 000h to 00Fh is the zero-page location. It is used as the zero-page address mode pointer for the instruction of "STD #k,y; ADD #k,y; CLR y,b; CMP k,y". PROGRAM EXAMPLE: To write immediate data "07h" to RAM [03] and to clear bit 2 of RAM [0Eh].
STD #07h, 03h ; RAM[03] 07h CLR 0Eh,2 ; RAM[0Eh]2 0
STACK: There are 13 - level (maximum) stack levels that user can use for subroutine (including interrupt and CALL). User can assign any level be the starting stack by providing the level number to stack pointer (SP). When an instruction (CALL or interrupt) is invoked, before enter the subroutine, the previous PC address is saved into the stack until returned from those subroutines, the PC value is restored by the data saved in stack. DATA AREA: Except the area used by user's application, the whole RAM can be used as data area for storing and loading general data. ADDRESSING MODE The 1012 nibble data memory consists of four banks (bank 0 ~ bank 3). There are 244x4 bits (address 000h~0F3h) in bank 0 and 768x4 bits (address 100h ~ 3FFh) in bank 1 ~ bank 3. The bank is selected by P9. P9 Initial value : * * 0 0 * * RBK RBK RAM bank 00 Bank0 01 Bank1 10 Bank2 11 Bank3 The Data Memory consists of three Address mode, namely (1) Indirect addressing mode: The address in the bank is specified by the HL registers.
P9(1,0) HR LR
RAM address
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
9
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
PROGRAM EXAMPLE: Load the data of RAM address "143h" to RAM address "032h".
OUT LDL LDH LDAM OUT LDL LDH STAM #0001B,P9 #3h #4h #0000B,P9 #2h #3h ; RAM bank1 ; LR 3 ; HR 4 ; Acc RAM[134h] ; RAM bank0 ; LR 2 ; HR 3 ; RAM[023h] Acc
(2) Direct addressing mode: The address in the bank is directly specified by 8 bits code of the second byte in the instruction field.
instruction field xxxxxxxx P9(1,0)
RAM address
OUT LDA OUT STA #0001B,P9 43h #0000B,P9 23h
xxxxxxxx
PROGRAM EXAMPLE: Load the data of RAM address "143h" to RAM address "023h".
; Acc RAM[143h] ; RAM[023h] Acc
(3) Zero-page addressing mode: The zero-page is in the bank 0 (address 000h~00Fh). The address is the lower 4 bits code of the second byte in the instruction field.
instruction field yyyy
RAM address 00
0000 yyyy
PROGRAM EXAMPLE: Write immediate "0Fh" to RAM address "005h".
STD #0Fh, 05h ; RAM[05h] 0Fh
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
10
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
PROGRAM COUNTER (16K ROM)
ry elimina Pr
Program counter ( PC ) is composed by a 13-bit counter, which indicates the next executed address for the instruction of program ROM instruction. For BRANCH and CALL instructions, PC is changed by instruction indicating. PC only can indicate the address from 0000h-1FFFh. The bank number is decided by P3. (1) Branch instruction: SBR a Object code: 00aa aaaa Condition: SF=1; PC PC 12-6.a ( branch condition satisified ) PC Hold original PC value+1 a a a a a a
SF=0; PC PC +1( branch condition not satisified ) PC Original PC value + 1
LBR a Object code: 1100 aaaa aaaa aaaa Condition: SF=1; PC PC 12.a ( branch condition satisified ) PC
Hold
+2
a
a
a
a
a
aa
a
a
a
a
a
SF=0; PC PC +2( branch condition not satisified ) PC Original PC value + 2
SLBR a Object code: 0101 0101 1100 aaaa aaaa aaaa (a:1000h~1FFFh) 0101 0111 1100 aaaa aaaa aaaa (a:0000h~0FFFh) Condition: SF=1; PC a ( branch condition satisified ) PC a a a a a a a a a a a a a
SF=0 ; PC PC + 3 ( branch condition not satisified ) PC Original PC value + 3
(2) Subroutine instruction: SCALL a Object code: 1110 nnnn Condition : PC a ; a=8n+6 ; n=1..Fh ; a=86h, n=0 PC 0 0 0 0 0 a a a a a a a a
LCALL a Object code: 0100 0aaa aaaa aaaa Condition: PC a * This specification are subject to be changed without notice.
10.15.2002 (V1.3)
11
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
PC 0 0 a a a a a a a a a a a RET Object code: 0100 1111 Condition: PC STACK[SP]; SP + 1 PC The return address stored in stack
RT I Object code: 0100 1101 Condition : FLAG. PC STACK[SP]; EI 1; SP + 1 PC The return address stored in stack
(3) Interrupt acceptance operation: When an interrupt is accepted, the original PC is pushed into stack and interrupt vector will be loaded into PC. The interrupt vectors are as follows : INT0 (External interrupt from P8.2) PC 0 0 0 0 0 0 0 0 0 0 0 1 0
SPI (speech end interrupt) PC 0 0 0 0 0 0 0 0 0 0 1 0 0
TRGA (Timer A overflow interrupt) PC 0 0 0 0 0 0 0 0 0 0 1 1 0
TRGB (Time B overflow interrupt) PC 0 0 0 0 0 0 0 0 01 0 00
TBI (Time base interrupt) PC 0 0 0 0 0 0 0 0 01 0 10
INT1 (External interrupt from P8.0) PC 0 (4) Reset operation: PC 0 0 0 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 01 1 00
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
12
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
(5) Other operations:
ry elimina Pr
For 1-byte instruction execution: PC + 1 For 2-byte instruction execution: PC + 2 For 3-byte instruction execution: PC + 3 ACCUMULATOR Accumulator(ACC) is a 4-bit data register for temporary data storage. For the arithematic, logic and comparative opertion.., ACC plays a role which holds the source data and result. FLAGS There are three kinds of flag, CF ( Carry flag ), ZF ( Zero flag ) and SF ( Status flag ), these three 1-bit flags are included by the arithematic, logic and comparative .... operation. All flags will be put into stack when an interrupt subroutine is served, and the flags will be restored after RTI instruction is executed. (1) Carry Flag ( CF ) The carry flag is affected by the following operations: a. Addition : CF as a carry out indicator, under addition operation, when a carry-out occures, the CF is "1", likewise, if the operation has no carry-out, CF is "0". b. Subtraction : CF as a borrow-in indicator, under subtraction operation, when a borrow occures, the CF is "0", likewise, if there is no borrow-in, the CF is "1". c. Comparision : CF as a borrow-in indicator for Comparision operation as in the subtraction operation. d. Rotation : CF shifts into the empty bit of accumulator for the rotation and holds the shift out data after rotation. e. CF test instruction : Under TFCFC instruction, the CF content is sent into SF then clear itself as "0". Under TTSFC instruction, the CF content is sent into SF then set itself as "1". (2) Zero Flag ( ZF ) ZF is affected by the result of ALU, if the ALU operation generates a "0" result, the ZF is "1", likewise, the ZF is "0". (3) Status Flag ( SF ) The SF is affected by instruction operation and system status. a. SF is initiated to "1" for reset condition. b. Branch instruction is decided by SF, when SF=1, branch condition is satisified, likewise, when SF = 0, branch condition is unsatisified.
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
13
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
PROGRAM EXAMPLE: Check following arithematic operation for CF, ZF, SF
LDIA #00h; LDIA #03h; ADDA #05h; ADDA #0Dh; ADDA #0Eh; CF ZF 1 0 0 0 0 SF 1 1 1 0 0
inary Prelim
ALU The arithematic operation of 4-bit data is performed in ALU unit. There are 2 flags that can be affected by the result of ALU operation, ZF and SF. The operation of ALU is affected by CF only. ALU STRUCTURE ALU supported user arithematic operation functions, including Addition, Subtraction and Rotaion.
DATA BUS
ALU
ZF CF SF
ALU FUNCTION (1) Addition: ALU supports addition function with instructions ADDAM, ADCAM, ADDM #k, ADD #k,y .... . The addition operation affects CF and ZF. Under addition operation, if the result is "0", ZF will be "1", otherwise, ZF will be "0". When the addition operation has a carry-out, CF will be "1", otherwise, CF will be "0". EXAMPLE:
Operation 3+4=7 7+F=6 0+0=0 8+8=0 Carry 0 1 0 1 Zero 0 0 1 1
(2) Subtraction: ALU supports subtraction function with instructions SUBM #k, SUBA #k, SBCAM, DECM... . The subtraction operation affects CF and ZF. Under subtraction operation, if the result is negative, CF will be "0", and a borrow out, otherwise, if the result is positive, CF will be "1". For ZF, if the result of subtraction operation is "0", the ZF is "1", likewise, ZF is "1".
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
14
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
EXAMPLE:
Operation 8-4=4 7-F= -8(1000) 9-9=0 Carry 1 0 1
ry elimina Pr
Zero 0 0 1
(3) Rotation: Two types of rotation operation are available, one is rotation left, the other is rotation right. RLCA instruction rotates Acc value counter-clockwise, shift the CF value into the LSB bit of Acc and hold the shift out data in CF.
MSB LSB ACC CF
RRCA instruction operation rotates Acc value clockwise, shift the CF value into the MSB bit of Acc and hold the shift out data in CF.
MSB LSB ACC CF
PROGRAM EXAMPLE: To rotate Acc clockwise (right) and shift a "1" into the MSB bit of Acc.
TTCFS; CF 1 RRCA; rotate Acc right and shift CF=1 into MSB.
HL REGISTER HL register are two 4-bit registers, they are used as a pair of pointer for the RAM memoryaddress. They are used as also 2 independent temporary 4-bit data registers. For certain instructions, L register can be a pointer to indicate the pin number (Port4 only). HL REGISTER STRUCTURE
3 2 1 0 3 2 1 0
H REGISTER L REGISTER
HL REGISTER FUNCTION (1) HL register is used as a temporary register for instructions : LDL #k, LDH #k, THA, THL, INCL, DECL, EXAL, EXAH. PROGRAM EXAMPLE: Load immediate data "5h" into L register, "0Dh" into H register.
LDL #05h; LDH #0Dh;
(2) HL register is used as a pointer for the address of RAM memory for instructions : LDAM, STAM, STAMI .. PROGRAM EXAMPLE: Store immediate data "#0Ah" into RAM of address 35h. * This specification are subject to be changed without notice. 10.15.2002 (V1.3)
15
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
LDL #5h; LDH #3h; STDMI #0Ah; RAM[35] Ah
(3) L register is used as a pointer to indicate the bit of I/O port for instructions : SELP, CLPL, TFPL, (When LR = 0 indicate P4.0) PROGRAM EXAMPLE: To set bit 0 of Port4 to "1"
LDL #00h; SEPL ; P4.0 1
STACK POINTER (SP) Stack pointer is a 4-bit register that stores the present stack level number. Before using stack, user must set the SP value first, CPU will not initiate the SP value after reset condition. When a new subroutine is received, the SP is decreased by one automatically, likewise, if returning from a subroutine, the SP is increased by one. The data transfer between ACC and SP is done with instructions "LDASP" and "STASP". DATA POINTER (DP) Data pointer is a 12-bit register that stores the ROM address can indicating the ROM code data specified by user (refer to data ROM). CLOCK AND TIMING GENERATOR The clock generator is supported by a dual clock system. The high-frequency oscillator is internal oscillator. The low-frequency oscillator may be sourced from crystal, the working frequency is 32 KHz. CLOCK GENERATOR STRUCTURE There are two clock generator for system clock control unit, P14 is the status register that hold the CPU status. P16, P19 and P22 are the command register for system clock mode control.
CLK
High-frequency generator
LXIN
fc
P14
LXOUT
Low-frequency generator
fs
System clock mode control
P16 P19 P22
System control
VDD
R
LXIN
LXIN LXOUT
open
LXOUT
Crystal connection
RC oscillator connection R=2.2M
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
16
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr SYSTEM CLOCK MODE CONTROL
The system clock mode controller can start or stop the high-frequency and low-frequency clock oscillator and switch between the basic clocks. EM73MA89B has four operation modes (DUAL, SLOW, IDLE and STOP operation modes).
STOP operation mode High osc : stopped Low osc : stopped
I/O wakeup Reset
Command (P16)
Reset
NORMAL operation mode
High osc : oscillating Low osc : oscillating Command (P22) Command (P22)
Command (P16)
Reset release
RESET operation
Reset
SLOW operation mode
High osc : stopped Low osc : oscillating
Reset
Command (P19)
I/O or internal timer wakeup
IDLE (CPU stops)
High osc : stopped Low osc : oscillating
Operation Mode NORMAL SLOW IDLE STOP
Oscillator System Clock High, Low frequency High frequency clock Low frequency Low frequency clock Low frequency CPU stops None CPU stops
Available function LCD, speech, HTC. LCD, HTC LCD All disable
One instruction cycle 8 / fc 4 / fs -
DUAL OPERATION MODE The 4-bit c is in the DUAL operation mode when the CPU is reseted. This mode is dual clock system (high-frequency and low-frequency clocks oscillating). It can be changed to SLOW or STOP operation mode with the command register (P22 or P16). LCD display, speech synthesizer and sound generator are available for the DUAL operation mode. SLOW OPERATION MODE The SLOW operation mode is single clock system (low-frequency clock oscillating). It can be changed to the DUAL operation mode with the command register (P22), STOP operation mode with P16 and IDEL operation mode with P19. LCD display is available for the SLOW operation mode. Speech synthesizer and sound generator are disabled in this mode. * This specification are subject to be changed without notice. 10.15.2002 (V1.3)
17
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
P22
inary Prelim
3 * 2 * 1 * 0 SOM
Initial value : ***0
SOM 0 1
Select operation mode DUAL operation mode SLOW operation mode
P14
3 ACT
2 WKS
1 0 SINT CPUS
Initial value : 0000
CPUS 0 1
CPU status DUAL operation mode SLOW operation mode
WKS 0 1
Wakeup status Wakeup not by internal timer Wakeup by internal timer
Port14 is the status register for CPU. P14.0 (CPU status) is a read-only bit. P14.2 (wakeup status) will be set as "1" when CPU is waked by internal timer. P14.2 will be cleared as "0" when user out data to P14. P14.1 is the interrupt source selector (refer to interrupt). P14.3 is the speech acknowledge signal (refer to speech synthesizer control). IDLE OPERATION MODE The IDLE operation mode suspends all CPU functions except the low-frequency clock oscillation and the LCD driver. It keeps the internal status with low power consumption without stopping the slow clock oscillator and LCD display. LCD display is available for the IDLE operation mode. The high speed counter and speech synthesizer are disabled in this mode. The IDLE operation mode will be wakeup and return to the SLOW operation mode by the internal timing generator or I/O pins (P0(0..3)/WAKEUP 0..3 and P8(0..3)/WAKEUPA..D). P19
3 2 IDME 1 0 SIDR
Initial value : 0000
IDME 01 **
Enable IDLE mode Enable IDLE mode no function
SIDR 00 01 10 11
Select IDLE releasing condition P0(0..3), P8(0..3) pin input P0(0..3), P8(0..3) pin input and 1 sec signal P0(0..3), P8(0..3) pin input and 0.5 sec signal P0(0..3), P8(0..3) pin input and 15.625 ms signal
STOP OPERATION MODE The STOP operation mode suspends system operation and holds the internal status immediately before the suspension with low power consumption. This mode will be released by reset or I/O pins (P0(0..3)/ WAKEUP 0..3 or P8(0..3)/WAKEUP A..D). LCD display, high speed counter and speech synthesizer are disabled in this mode.
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
18
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
P16
ry elimina Pr
3 * 2 1 SWWT 0
Initial value : *000
SWWT 101 ***
Enable STOP mode Enable STOP mode no function
GENERAL PURPOSE REGISTER (P10) P10 is a 4-bit general purpose register which can be read, written and rested by all I/O instructions. (including : INA, INM, OUT, OUTA, OUTM, SEP, CLP, TTP, TFP) PROGRAM EXAMPLE: CHIP ROM16K ;--------RAM define area----------------DSEG ORG 10H HLBUF: RES 2 ; HL buffer for interrupt P9BUF: RES 1 ; P9 (RAM bank) buffer for interrupt : ;----------Interrupt subroutine-------------------CSEG ORG 004H LBR SPI : SPI: OUTA P10 ; save Acc to general purpose register P10 INA P9 OUT #0000B,P9 STA P9BUF ; save RAM bank to P9BUF EXHL HLBUF ; save HL to HLBUF : : EXHL HLBUF ; restore HLBUF to HL LDA P9BUF ; resotre P9BUF to RAM bank OUTA P9 INA P10 ; restore register P10 to Acc RTI
10 instruction bytes
10 instruction bytes
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
19
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
TIME BASE INTERRUPT (TBI) The time base can be used to generate a single fixed frequency interrupt. Eight types of frequencies can be selected with the "P25" setting.
P25 3 2 1 0 initial value : 0000
0 0 0 0 0 1 1 1 1 1
P25 0x 10 10 11 11 10 10 11 11 0x
x 0 1 0 1 0 1 0 1 x
NORMAL operation mode Interrupt disable Interrupt frequency LXIN / 23 Hz Interrupt frequency LXIN / 215 Hz Interrupt frequency LXIN / 25 Hz Interrupt frequency LXIN / 214 Hz Interrupt frequency LXIN / 21 Hz Interrupt frequency LXIN / 26 Hz Interrupt frequency LXIN / 28 Hz Interrupt frequency LXIN / 210 Hz Reserved
SLOW operation mode Interrupt disable Reserved Interrupt frequency LXIN / 215 Hz Reserved Interrupt frequency LXIN / 214 Hz Reserved Interrupt frequency LXIN / 26 Hz Interrupt frequency LXIN / 28 Hz Interrupt frequency LXIN / 210 Hz Reserved
TIMER / COUNTER (TIMERA, TIMERB) Timer/counters support three special functions: 1. Even counter 2. Timer. 3. Pulse-width measurement. These three functions can be executed by 2 timer/counter independently. With timerA, the counter data is saved in timer register TAH, TAM, TAL. User can set counter initial value and read the counter value by instruction "LDATAH(M,L)" and "STATAH(M,L)". With timer B register is TBH, TBM, TBL and the W/R instruction are "LDATBH (M,L)" and "STATBH (M,L)". The basic structure of timer/counter is composed by two identical counter module, these two modules can be set initial timer or counter value to the timer registers, P28 and P29 are the command registers for timerA and timer B, user can choose different operation modes and internal clock rates by setting these two registers. When timer/counter overflows, it will generate a TRGA(B) interrupt request to interrupt control unit. INTERRUPT CONTROL
TRGA request DATA BUS
12 BIT COUNTER
TRGB request
12 BIT COUNTER
P8.3/ TRGA internal clock
EVENT COUNTER CONTROL TIMER CONTROL PULSE-WIDTH MEASUREMENT CONTROL
EVENT COUNTER CONTROL TIMER CONTROL PULSE-WIDTH MEASUREMENT CONTROL
P8.1/ TRGB
internal clock
P28
TMSA
IPSA
P29
TMSB
IPSB
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
20
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
TIMER/COUNTER CONTROL P8.1/TRGB, P8.3/TRGA are the external timer inputs for timerB and timerA, they are used in event counter and pulse-width measurement mode. Timer/counter command port: P28 is the command port for timer/counterA and P29 is for the timer/ counterB. P28, P29 3 2 1 0 Initial value : 0000
TMSA(B) IPSA(B)
TMSA(B) 00 01 10 11 IPSA 00 01 10 11
Mode selection Stop Event counter mode Timer mode Pulse width measurement mode Clock rate selection NORMAL mode SLOW mode Reserved LXIN/23 HZ LXIN/27 HZ LXIN/27 HZ LXIN/211 HZ LXIN/211 HZ 15 LXIN/2 HZ LXIN/215 HZ IPSB 00 01 10 11 Clock rate selection NORMAL mode SLOW mode Depend on high speed timer/counter LXIN/25 HZ LXIN/25 HZ LXIN/29 HZ LXIN/29 HZ 13 LXIN/2 HZ LXIN/213 HZ
TIMER/COUNTER FUNCTION Timer/counterA,B are programmable for timer, event counter and pulse width measurement mode. Each timer/counter can execute any of these functions independently. EVENT COUNTER MODE Under event counter mode, the timer/counter is increased by one at any rising edge of P8.1/TRGB for timerB (P8.3/TRGA for timer A). When timerB (timerA) counts overflow, it will provide an interrupt request TRGB (TRGA) to interrupt control unit.
P8.1/TRGB (P8.3/TRGA)
TimerB (TimerA) value n
n+1
n+2
n+3
n+4
n+5
n+6
PROGRAM EXAMPLE: Enable timerA with P28
LDIA OUTA #0100b; P28 ; Enable timerA with event counter mode
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
21
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
TIMER MODE Under timer mode, the timer/counter is increased by one at any rising edge of internal pulse. User can choose up to 4 types of internal pulse rate by setting IPSB for timerB (IPSA for timerA). When timer/counter counts overflow, an interrupt request will be sent to interrupt control unit.
Internal pulse
TimerB (TimerA )value
n
n+1
n+2
n+3
n+4
n+5
n+6
n+7
PROGRAM EXAMPLE: To generate TRGA interrupt request after 60 ms with system clock LXlN=32KHz
LDIA #0100B EXAE EICIL 110111b LDIA #0Ah; STATAL; LDIA #00h; STATAM; LDIA #0Fh; STATAH; LDIA #1000B; OUTA P28 ; ; enable mask 2 ; interrupt latch 0, enable EI
; enable timerA with internal pulse rate: LXIN/23 Hz
NOTE:
The preset value of timer/counter register is calculated as following procedure. Internal pulse rate: LXIN/23 ; LXIN = 32KHz The time of timer counter count one = 23 /LXIN = 8/32768=0.244ms The number of internal pulse to get timer overflow = 60 ms/0.244ms = 245.901= 0F6h The preset value of timer/counter register = 1000h - 0F6h = F0Ah
PULSE WIDTH MEASUREMENT MODE Under the pulse width measurement mode, the counter is incresed at the rising edge of internal pulse during external timer/counter input (P8.1/TRGB, P8.3/TRGA) in high level, interrupt request is generated as soon as timer/counter count overflow.
P8.1/TRGB(P8.3/TRGA)
Internal pulse
TimerB(TimerA) value
n
n+1
n+2
n+3
n+4
n+5
PROGRAM EXAMPLE: Enable timerA by pulse width measurement mode.
LDIA OUTA #1100b ; P28 ; Enable timerA with pulse width measurement mode.
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
22
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
INTERRUPT FUNCTION Six interrupt sources are available, 2 from external interrupt sources and 4 from internal interrupt sources. Multiple interrupts are admitted according to their priority.
Type Interrupt source Priority Interrupt Interrupt Latch Enablecondition 1 2 3 4 5 6 IL5 IL4 IL3 IL2 IL1 IL0 EI=1 EI=1,MASK3=1 EI=1,MASK2=1 EI=1,MASK1=1 EI=1, MASK0=1 ProgramROM entry address 002h 004h 006h 008h 00Ah 00Ch
External Internal Internal Internal Internal External
External interrupt (INT0) Speech or HTC interrupt (SPI or HTCI) TimerA overflow interrupt (TRGA) TimerB overflow interrupt (TRGB) Time base interrupt(TBI) Externalinterrupt(INT1)
INTERRUPT STRUCTURE
MASK0 MASK1 MASK1 MASK2 MASK3 INT1 r0 Reset by system reset and program instruction IL0 TBI r1 IL1 TRGB r2 IL2 TRGA r3 IL3
SPI or HTCI
r4 IL4
INT0 r5 IL5
Priority checker Reset by system reset and program instruction Set by program instruction EI
Entry address generator
Interrupt request
Interrupt entry address
Interrupt controller: IL0-IL5 : Interrupt latch. Hold all interrupt requests from all interrupt sources. IL's can not be set by program, but can be reset by program or system reset, so IL can only decide which interrupt source can be accepted. : Except INT0, MASK register may permit or inhibit all interrupt sources. : Enable interrupt Flip-Flop may promit or inhibit all interrupt sources, when interrupt occurs, EI is auto cleared to "0", after RTI instruction is executed, EI is auto set to "1" again. : Check interrupt priority when multiple interrupts occur.
MASK0-MASK3 EI
Priority checker
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
23
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
INTERRUPT OPERATION
inary Prelim
The procedure of interrupt operation: 1. Push PC and all flags to stack. 2. Set interrupt entry address into PC. 3. Set SF = 1. 4. Clear EI to inhibit other interrupts occur. 5. Clear the IL with which interrupt source has already been accepted. 6. Excute interrupt subroutine from the interrupt entry address. 7. CPU accept RTI, restore PC and flags from stack. Set EI to accept other interrupt requests. PROGRAM EXAMPLE: To enable interrupt of "INT0, TRGA"
LDIA EXAE EICIL #0100B ; ; set mask register "0100b" 010111B ; enable interrupt F.F. and clear IL3 and IL5
INTERRUPT SOURCE SELECTION REGISTER P14 3 2 1 0 Initial value : 0000
ACT WKS SINT CPUS
P14.1 is the interrupt source selection register for speech ending interrupt (SPI) and high speed counter overflow interrupt (HTCI) selection. When SINT=0, the program address "0004H" is the interrupt entry address of SPI. When SINT=1, the program address "0004H" is the interrupt entry address of HTCI. P14.0 and P14.2 are the CPU flages (refer to system operation mode). P14.3 is the speech acknowledge signal (refer to speech synthesizer control). HIGH SPEED COUNTER load EM73MA89B has one high speed counter for resistor to frequency oscillation mode, melody mode and auto timer mode. This function is available for the DUAL and SLOW operation mode. The resistor to frequency oscillation (RFO) circuit as show below :
P18(1..0)
P18(3..2) P13 P12 HTCI interrupt TCB PWM ckt or D/A
P4.0(RX) P4.2(RY) P4.3(RZ) MUX Resistor FRF/2X FRF to Counter 8-bit Counter frequency oscillator P20(1..0) P20(3..2) P17 Mode Rate VCR
clock gating rate rate
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
24
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
CONTROL OF HIGH SPEED COUNTER The high speed counter is controlled by the command registers (P20, P18) : P20 3 2 1 0 RATE Selection of HTC mode Disable HTC Auto load timer mode Melody mode Resistor to frequency oscillation mode Internal pulse rate / Counter start request frequency Resistor to frequency Auto load timer mode / oscillation mode Melody mode internal pulse rate CLK / 24 LXIN / 26 10 LXIN / 2 CLK / 25 14 LXIN / 2 CLK / 26 LXIN / 215 CLK / 27 Initial value : 0000
MODE MODE 00 01 10 11 RATE ( Hz ) 0 0 1 1 0 1 0 1
P18
3
2
1
0 RFIN
Initial value : 0000
RFIP RFIP 00 01 10 11
Input frequency of RFO FRF FRF / 4 FRF / 16 FRF / 64
RFIN 00 01 10 11
Selection of RFO Pin Normal I/O P4.0 (RX) for RFO P4.2 (RY) for RFO P4.3 (RZ) for RFO
P12 and P13 are the 8-bit binary counter registers of the HTC. P12 is lower nibble register and P13 is higher nibble register. P13 3 2 1 0 Higher nibble register P12 3 2 1 0 Lower nibble register Initial value : 0000 0000
The HTC can be set initial value and send counter value to counter registers (P13 and P12), P20 and P18 are the command ports for HTC, user can choose different operation mode and different internal clockrate by setting the port. The timer/counter increase one at the rising edge of internal pulse. The HTC can generate an overflow interrupt (HTCI) when it overflows. The HTCI can't be generated when the HTC is in the melody mode or disabled.
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
25
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
8-BIT BINARY COUNTER
inary Prelim
Write the preset value to the registers The value of 8-bit binary counter can be presetted by P13 and P12. The value of registers can be loaded into the 8-bit binary counter when the counter starts counting or occurs overflow. When the 8-bit binary counter overflows, the HTCI interrupt will be generated. If you write values to the registers before the next overflow occurs, the preset value can be changed. Read the count value from the registers The count value of 8-bit binary counter can be read out from P13 and P12. The value is unstable when you read out the value during counting. Thus, you must disable the counter before reading out the value.
20-BIT COUNTER FUNCTION The 8-bit binary counter is connected to TCB which is one 12-bit general counter and becomes to the 20bit counter. The TCB increases one when the 8-bit binary counter overflows and generats an overflow interrupt (TRGB) when the TCB overflows. The TRGB cannot be generated when the HTC is in the melody or disable. FUNCTION OF HIGH SPEED COUNTER
The HTC has three modes which are RFO mode, melody mode and auto load timer mode. The HTC is disabled when the CPU is reseted or in the STOP/IDLE operation mode. Users must enable it by yourself when the CPU is waked up. Resistor to frequency oscillation mode In this mode, the HTC is counted by the rising edges of input pulses from P4.1 (CS) and the value of window gate width is specified by P20. In this case, the window gate width interval is from the time base output fall to rise and the value of window gate width setting is the same as the time base interrupt frequency. The time base can be generated a fixed frequency interrupt when the time base interrupt (TBI) is enabled. The content of the HTC can be read and initialized by the TBI interrupt service routine.
HTC input pulse
Time base
8-bit binary counter 8-bit binary counter overflow
n
n+1
00
01
FF
00
01
TCB counter
Disable HTC and read data.
00
Enable HTC and write data.
001 Window gate width
Program
TBI interrupt service routine
ex. TBI interrupt frequency is LXIN/215 Hz (P25=0101B). The pulse rate of RFO is LXIN/215 Hz (P20=1111B). The window gate width of RFO is 214/LXIN sec. (LXIN=32KHz) * This specification are subject to be changed without notice. 10.15.2002 (V1.3)
26
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
PROGRAM EXAMPLE DSEG ORG HLBUF: RES P9BUF: RES
00H 2 1 1
RFCON: RES
:
CSEG ORG LBR ORG LBR : TBI: OUTA INA OUT STA EXHL CMP B STD LDIA OUTA OUTA STATBL STATBM STATBH B
00H MAIN 0AH TBI
; initial jump ; timebase interrupt vector address ; timebase interrupt service routine
P10 P9 #0,P9 P9BUF HLBUF #00H,RFCON TBI1 #01H,RFCON #00H P13 P12
; initial TCB & HTC register
TBIEND
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
27
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
TBI1: OUTA INA OUT STA EXHL LDIA OUTA INA STA INA STA LDATBL STA LDATBM STA LDATBH STA P10 P9 #0,P9 P9BUF HLBUF #00H P20 P12 00H P13 01H 02H 03H 04H HLBUF P9BUF P9 P10 ; main program MAIN: STD LDIA OUTA LDIA EXAE EICIL LDIA OUTA LDIA OUTA : #00H,RFCON #0001B P18 #0010B 0 #1111B P20 #0101B P25 ; P4.0 (RX) output ; enable timebase interrupt
15
; disable RFO before reading the counter value ; store the counter value to RAM[00] - RAM[04]
TBIEND: EXHL LDA OUTA INA RTI
; the pulse rate of RFO=2 /LXIN sec. ; enable timebase, interrupt frequency : LXIN / 215 Hz
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
28
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
Auto load timer mode In this mode, there are four different internal pulse rates can be selected by P20. The HTC loads the initial values by the counter registers (P12, P13) and increases at the rising edges of internal pulse generated by the time base. The value of TCB increases one when the high speed counter overflows and generates an overflow interrupt (TRGB) when the TCB overflows. This mode is only available for DUAL operation mode. PROGRAM EXAMPLE : LDIA #00H STATBL STATBM STATBH OUTA P13 OUTA P12 OUTA P18 LDIA #0111B OUTA P20 : LDIA #00H OUTA P20 INA P12 STA 00H INA P13 STA 01H LDATBL STA 02H LDATBM STA 03H LDATBH STA 04H Melody mode In the melody mode, HTC will output the square wave to the PWM circuit or D/A converter. The 8-bit tone frequency register is P13 and P12. The tone frequency will be changed when users output the different data to P12. Thus, the data must be output to P13 before P12 when users want to change the 8-bit tone frequency (TF). This mode is only available for DUAL operation mode. P13 3 P12 3
ry elimina Pr
; initial TCB & HTC register
; enable timer mode, internal pulse rate : CLK/27
; disable timer mode ; store the counter value to RAM[00] - RAM[04]
2
1
0
2
1
0
Initial value : 0000 0000 ( TF )
Higher nibble register
Lower nibble register
** FTONE = [ (CLK / 2X) / (100H - TF) ] / 2, TF = 0 ~ 255 ** Example : CLK = 4.6MHz, RATE = 01, TF = 11001110 B= 0CEH. FTONE = [ (4.6MHz / 25) / (100H - 0CEH) ] / 2 = 1430 Hz.
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
29
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Volume control register (P17) The are 16 levels of volume for sound generator. P17 is the volume control register. Port17 Initial value : 0000 3 2 10 VCR VCR ts/tp 1 1 1 1 15/16 ts 1 1 1 0 14/16 1 tp= CLK/64 (CLK=4.6MHz) : : 0 0 0 1 1/16 tp 0 0 0 0 0/16 PROGRAM EXAMPLE:
LDIA OUTA LDIA OUTA LDIA OUTA LDIA OUTA #0CH P13 #0EH P12 #0111B P17 #1010B P20
; volume control ; 1430 Hz tone output
LCD DRIVER It can directly drive the liquid crystal display (LCD) and has 64 segment pins, 16 or 32 common pins by mask option. There are total 64x16 or 64x32 dots can be display. The V1~V5, VA and VB pins have to connect the capacitors for LCD voltage multiplier. 16 common pins 16x64 dots 1/5 bias 1/16 duty Bank2 (P9=xx10B) COM0..15, SEG0..59, P1[0..3]/SEG63..60 32 common pins 32x64 dots 1/5 bias 1/32 duty Bank2(P9=xx10B), Bank3(P9=xx11B) COM0..31, SEG0..43, P7[0..3]/SEG47..44, P6[0..3]/SEG51..48, P5[0..3]/SEG55..52, P2[0..3]/SEG59..56, P1[0..3]/SEG63..60
Display dots Bias Duty LCD display RAM I/O or LCD pin by mask option
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
30
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr LCD driver control command register (P27) :
Port27 3210 LDC VREF Initial value : 0000 V5(1/5bias)*1 4.25V 4.50V 4.75V 5.00V 5.25V Reserved Reserved
LDC LCD display control 0 LCD display disable 1 LCD display enable * : Don't care. *1 : V5 is LCD working voltage (suggestion only).
VREF 000 001 010 011 100 101 11*
Reference voltage 0.85V 0.90V 0.95V 1.00V 1.05V Reserved Reserved
Example :
LDIA OUTA : LDIA OUTA #1001B P27 #0000B P27 ; enable LCD.
; disable LCD.
LCD display data area: The LCD display data is stored in the display data area of the data memory (RAM).
Bank 2 Address 0 1 2 3 4 5 6 7 8 9 A B C D E F P9=xx10B 200-20Fh 210-21Fh 220-22Fh 230-23Fh 240-24Fh 250-25Fh 260-26Fh 270-27Fh 280-28Fh 290-29Fh 2A0-2AFh 2B0-2BFh 2C0-2CFh 2D0-2DFh 2E0-2EFh 2F0-2FFh Bank 3 P9=xx11B300-30Fh 310-31Fh 320-32Fh 330-33Fh 340-34Fh 350-35Fh 360-36Fh 370-37Fh 380-38Fh 390-39Fh 3A0-3AFh 3B0-3BFh 3C0-3CFh 3D0-3DFh 3E0-3EFh 3F0-3FFh COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM17 COM18 COM19 COM20 COM21 COM22 COM23 COM24 COM25 COM26 COM27 COM28 COM29 COM30 COM31
SEG0 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20 SEG21 SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30 SEG31 SEG32 SEG33 SEG34 SEG35 SEG36 SEG37 SEG38 SEG39 SEG40 SEG41 SEG42 SEG43 SEG44 SEG45 SEG46 SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 SEG59 SEG60 SEG61 SEG62 SEG63
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
31
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
LCD waveform : (1)1/32 duty, 1/5 bias
COM0
V5 V4 V3 V2 V1 VSS
SEG1 SEG0
COM0 COM1 : : : : COM31 : ON : OFF
ON OFF
COM1
V5 V4 V3 V2 V1 VSS
COM31
V5 V4 V3 V2 V1 VSS
SEG0
V5 V4 V3 V2 V1 VSS
SEG0 - COM0
V5 V4 V3 V2 V1 VSS -V1 -V2 -V3 -V4 -V5
SEG0 - COM1
V5 V4 V3 V2 V1 VSS -V1 -V2 -V3 -V4 -V5
Frame freq.=64Hz
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
32
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
(2)1/16 duty, 1/5 bias
COM0
V5 V4 V3 V2 V1 VSS
SEG1 SEG0
COM0 COM1 : : : : COM15 : ON : OFF
ON OFF
COM1
V5 V4 V3 V2 V1 VSS
COM15
V5 V4 V3 V2 V1 VSS
SEG0
V5 V4 V3 V2 V1 VSS
SEG0 - COM0
V5 V4 V3 V2 V1 VSS -V1 -V2 -V3 -V4 -V5
SEG0 - COM1
V5 V4 V3 V2 V1 VSS -V1 -V2 -V3 -V4 -V5
Frame freq.= 64Hz
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
33
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
SPEECH SYNTHESIZER
Set tone freq. P12,13 Write Set melody mode P20 Write Set tone amplitude P17 Write
BZ1/VO D/A
Sound effect generator
PWM
BZ2
speech ROM
speech decoder
SPI interrupt
P11 Write Set data address (write 5 times)
P11 Read Read data
P24 Write P23 Write Set speech address (write 4 times) Set sample rate
P14.3 read Speech active
Block diagram of speech and sound effect EM73MA89B speech synthesizer operates as following : 1. Send the speech start address to the address latch by writing P24 four times. 2. Choose the sampling rate, enable the speech synthesizer by writing P23. 3. The ROM address counters send the ROM address A6 .. A19 to the speech ROM. 4. ACT is the speech acknowledge signal. When the speech synthesizer has voice output. ACT is high. When ACT is changed from high to low, the speech synthesizer can generate the speech ending interrupt SPI. The ACT signal can be read from P14.3. SPEECH SYNTHESIZER CONTROL Speech sample rate control register (P23 write) : P23 3 2 1 0 Initial value : 1111 SR SR 0000 0001 0010 0011 0100 0101 0110 0111 1*** Sample rate selection CLK/64/2/3 CLK/64/2/4 CLK/64/3/3 CLK/64/3/4 CLK/64/2/7 CLK/64/4/4 CLK/64/6/3 CLK/64/6/4 Disable speech
port 23 -- initialization is "1111". port 24 -- initialization is pointed to the lownibble of start address latch. The frequency of CLK is decided by mask option.
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
34
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
Speech active flag (P14.3 read) : P14 3 2 1 0 Initial value : 0000 ACT WKS SINT CPUS
ry elimina Pr
ACT is the speech acknowledge signal. When the speech synthesizer has voice output, ACT is high. When ACT is high low, the speech synthesizer can generate the speech ending interrupt SPI. P14(0,2) are CPU status flags (refer to CPU status). P14.1 is the interrupt source selector (refer to interrupt). Speech start address register (P24 write) : 3 2 1 0 Initial value : 1111 Port 24 P24L1 A9 A8 P24L2 A13 A12 A11 A10 P24L3 A17 A16 A15 A14 P24L4 -
P24
A7
A6
A19 A18
Send the speech start address to the speech synthesizer by writing P24 four times. There is a pointer counter to point the address latch (P24L1, P24L2, P24L3, P24L4). It will increase one when write P24. So, the first time writing P24 to P24L1, the second time is P24L2, the third time is P24L3, the fourth time is P24L4 and the fifth time is P24L1 latch again, ... etc. The pointer counter point to P24L1 when CPU is reset or P23 is written. In the DUAL operation mode, the speech synthesizer is available. In the other operation modes, it is disable. PROGRAM EXAMPLE:
CHIP ROM16K ;--------RAM define area----------------DSEG ORG 10H HLBUF: RES 2 P9BUF: RES 1 : ;----------Constant-------------------------ACT EQU 143 SPEECH EQU 43200H : ;----------Interrupt subroutine----------CSEG ORG 004H LBR SPI : SPI: OUTA P10 INA P9 OUT #0000B,P9 STA P9BUF EXHL HLBUF : : EXHL HLBUF LDA P9BUF OUTA P9 INA P10 RTI
; HL buffer for interrupt ; P9 (RAM bank) buffer for interrupt
; save Acc to general purpose register P10 10 instruction bytes ; save RAM bank to P9BUF ; save HL to HLBUF
; restore HLBUF to HL ; resotre P9BUF to RAM bank ; restore register P10 to Acc
10 instruction bytes
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
35
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim ;----------Mainprogram------------------MAIN : : LDIA OUTA LDIA OUTA LDIA OUTA LDIA OUTA LDIA OUTA LDIA OUTA : WAIT : TTP B : P14,3 WAIT ; wait speed end #0000B P14 #SPEECH/40H P24 #SPEECH/400H P24 #SPEECH/4000H P24 #SPEECH/40000H P24 #0011B P23 ; select SPI interrupt ; set speech start address
; set sampling rate and start playing
USING SPEECH ROM AS DATA ROM The speech ROM can be used for speech synthesizer and for data ROM simutaneously. First, write initial address to P11 five times, then you can read P11 to get data, and the address counter increases one automatically. The read operation should be all done before you leave normal mode and change to slow mode. Get speech ROM data (P11 read) : 3 2 1 0 Port 11 Set speech ROM address (P11 write) : 3 2 1 0 Port 11 P11L1 A3 A2 A1 A0 P11L2 A7 A6 A5 A4 P11L3 P11L4 A11 A10 A9 A8 A15 A14 A13 A12 P11L5 A19 A18 A17 A16
PROGRAM EXAMPLE:
DATA_ADR EQU : LDIA OUTA LDIA OUTA LDIA OUTA LDIA OUTA LDIA OUTA 12345H #DATA_ADR P11 #DATA_ADR/10H P11 #DATA_ADR/100H P11 #DATA_ADR/1000H P11 #DATA_ADR/10000H P11 ; the start address of the speech ROM
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
36
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
INA STA INA STA : P11 TEMP P11 TEMP+1 ; READ DATA ; read DATA_ADR
WATCH-DOG-TIMER (WDT) Watch-dog-timer can help user to detect the malfunction (runaway) of CPU and give system a timeup signal every certain time. User can use the time up signal to give system a reset signal when system is fail. This function is available by mask option. If the mask option of WDT is enabled, it will stop counting when CPU is reseted or in the STOP operation mode. The basic structure of Watch-Dog-Timer control is composed by a 4-stage binary counter and a control unit. The WDT counter counts for a certain time to check the CPU status, if there is no malfunction happened, the counter will be cleared and continue counting. Otherwise, if there is a malfunction happened, the WDT control will send a WDT signal (low active) to reset CPU. The WDT checking period is assign by P21 (WDT command port).
WDT counter 0 1 2 LXIN/213 3 RESET pin counter clear request mask option WDT control
P21 WDT command port
P21 is the control port of watch-dog-timer, and the WDT time up signal is connected to RESET. Port 21
CWC
3
*
2
*
1
0
WDT
Initial value :0000
CWC 0 1 WDT 0 1
Clear watchdog timer counter Clear counter then return to 1 Nothing Set watch-dog-timer detect time 3 x 213/LXIN = 3 x 213/32K Hz = 0.75 sec 7 x 213/LXIN = 7 x 213/32K Hz = 1.75 sec
PROGRAM EXAMPLE To enable WDT with 7 x 213/LXIN detection time.
LDIA #0001B OUTA P21 ; set WDT detection time and clear WDT counter : :
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
37
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
RESETTING FUNCTION When CPU in normal working condition and RESET pin is held in low level for three instruction cycles at least, then CPU begins to initialize the whole internal states, when RESET pin changes to high level, CPU begins to work in normal condition. The CPU internal state during reset condition is as following table : Hardware condition in RESET state Program counter Status flag Interrupt enable flip-flop ( EI ) MASK0 ,1, 2, 3 Interrupt latch ( IL ) P3, 9, 10, 11, 12, 13, 14, 16, 18, 19, 20, 21, 22, 25, 27, 28, 29 P0, 1, 2, 4, 5, 6, 7, 8, 17, 23, 24 CLK, LXIN Initial value 0000h 01h 00h 00h 00h 00h 0Fh Start oscillation
The RESET pin is a hysteresis input pin and it has a pull-up resistor available by mask option. The simplest RESET circuit is connect RESET pin with a capacitor to VSS and a diode to VDD.
RESET
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
38
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
EM73MA89B I/O PORT DESCRIPTION :
Port 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Input function Input port , wakeup function Input port Input port ROM bank selection Input port Input port Input port Input port Input port, wakeup function, external interrupt input RAM bank selection General purpose register Read data register --CPU status, ACT flag -Output function E E I E E E E E I I I I I I I I I I I I I I I I I I I Output port / LCD segment pins Output port / LCD pins ROM bank selection Output port / RFO pins Output port / LCD pins Output port / LCD pins Output port / LCD pins Output port RAM bank selection General purpose register Data ROM address register High speed counter register High speed counter register CPU status, interrupt souce selector -STOP mode control register TONE volume control register HTC control register IDLE mode control register HTC control register WDT control register DUAL/SLOW mode control register Speech sampling rate register Speech start address register Timebase control register -LCD control register Timer/counter A control register Timer/counter B control register --Note
E E E I E E E E E I I I
Low nibble High nibble
I
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
39
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
APPLICATION CIRCUIT
100
VBAT
0.1F
VBAT
0.1F 3V
VDD VDD2
P0.0 P0.1 VA P0.2 VB V5 V4 V3 V2 V1 LXOUT LXIN
SEG0~ SEG63 COM0~ COM31
LCD PANNEL
0.1F
BZ1
100
all 0.1F
BZ2 RESET
0.1F RESET
32.768KHz
20P
VSS
CLK
0.022F
EM73MA89B
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
40
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
APPLICATION CIRCUIT (MTP PROGRAMMING MODE)
100
VDD
0.1F
VBAT
VDD VDD2
D0~D3 D4~D7 ACLK PGMB OEB DCLK VPP VNN Buzzer P4.0~P4.3 P8.0~P8.3 VA P0.0 P0.1 P0.2 P0.3 VPP LXOUT VNN LXIN TONE Pin No Name D0 1 D2 2 D4 3 D6 4 VDD 5 VPP 6 VNN 7 GND 8 RDY 9 R2 10 R3 11 R1 12 DCLK 13 PGMB 14 ACLK 15 OEB 16 D7 17 D5 18 D3 19 D1 20 CLK VB V5 V4 V3 V2 V1
SEG0~ SEG63 COM0~ COM31
LCD PANNEL
0.1F
all 0.1F
32.768KHz
20P
0.022F
100K
RESET VSS VSS
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
EM73MA89B
ELAN MTP WRITER JS2
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
41
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
RESET PIN TYPE
TYPE RESET-A
RESET
mask option
OSCILLATION PIN TYPE
TYPE OSC-B
LXIN
TYPE OSC_G
Crystal Osc.
LXOUT
CLK
Internal
Osc.
TYPE OSC-H
VDD
LXIN
RC Osc.
INPUT PIN TYPE
TYPE INPUT-A TYPE INPUT-B
WAKEUP function mask option P0 /WAKEUP
TYPE INPUT_A
: mask option
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
42
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
I/O PIN TYPE
TYPE I/O
ry elimina Pr
TYPE I/O-P
path B path A mask option
TYPE I/O
Input data
Output Output data data latch Special function output
: mask option
TYPE I/O-Q1
TYPE I/O-X1
path B
SEL
Special function control input Input data Output Output data data
path A
TYPE I/O_N TYPE I/O_Q1
: mask option
latch
Path A : Path B :
For set and clear bit of port instructions, data goes through path A from output data latch to CPU. For input and test instructions, data from output pin go through path B to CPU and the output data latch will be set to high.
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
43
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
PAD DIAGRAM (16 COMMONS)
VNN VA VB V5 V3 V4 V1 V2 SEG63/ SEG62/ SEG61/ SEG60/ SEG59 SEG58 P1.0 P1.1 P1.2 P1.3
SEG31
2
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
SEG57
SEG30
3
154
SEG56
SEG29
4
153
SEG55
SEG28
5
152
SEG54
SEG27
6
151
SEG53
SEG26
7
150
SEG52
SEG25
8
149
SEG51
SEG24
9
148
SEG50
SEG23
10
147
SEG49
SEG22
11
146
SEG48
SEG21
12
145
SEG47
SEG20
13
144
SEG46
SEG19
14
143
SEGP5
SEG18
15
142
SEG44
SEG17
16
141
SEG43
SEG16
17
140
SEG42
SEG15
18
139
SEG41
SEG14
19
138
SEG40
SEG13
20
137
SEG39
SEG12
21
136
SEG38
SEG11
22
135
SEG37
SEG10
23
134
SEG36
SEG9
24
(0,0)
133
SEG35
SEG8
25
132
SEG34
SEG7
26
131
SEG33
SEG6
27
EM73MA89B
130
SEG32
SEG5
28
129
P7.3
SEG4
29
128
P7.2
SEG3
30
127
P7.1
SEG2
31
126
P7.0
SEG1
32
125
P6.3
SEG0
33
124
P6.2
COM0
34
123
P6.1
COM1
35
122
P6.0
COM2
36
121
P5.3
COM3
37
120
P5.2
COM4
38
119
P5.1
COM5
39 40 41
118
P5.0
COM6
117
P2.3
COM7
116
COM8
P2.2
42 43 44 45
113 115
P2.1
COM9
COM10
114
P2.0
COM11
LXOUT LXIN VDD CLK P4.0 P4.1 P4.2 P4.3
COM12
46 47 48 49
112 111 110 109 108
COM13
COM14
COM15
VSS
50
107 106
71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
VPP
VDD2 BZ1/VO
BZ2
VSS TEST RESET
P8.3
P8.2
P8.1
P8.0
P0.3
P0.2
P0.1 P0.0
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
44
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
Pad No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Symbol NC SEG31 SEG30 SEG29 SEG28 SEG27 SEG26 SEG25 SEG24 SEG23 SEG22 SEG21 SEG20 SEG19 SEG18 SEG17 SEG16 SEG15 SEG14 SEG13 SEG12 SEG11 SEG10 SEG9 SEG8 SEG7 SEG6 SEG5 SEG4 SEG3 SEG2 SEG1 SEG0 COM0 COM1 COM2 COM3 COM4 COM5 COM6 X -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1264.4 -1264.4 Y 4508.2 4314.0 4119.8 3925.6 3731.4 3537.2 3343.0 3148.8 2954.6 2760.4 2566.2 2372.0 2177.8 1983.6 1789.4 1595.2 1401.0 1206.8 1012.6 818.4 624.2 430.0 235.8 41.6 -152.6 -346.8 -541.0 -735.2 -929.4 -1123.6 -1317.8 -1512.0 -1706.2 -1900.4 -2094.6 -2288.8 -2483.0 -2727.0 -2856.3
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
45
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Pad No. 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 Symbol COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 VSS NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC VPP VDD2 BZ1/VO BZ2 VSS TEST RESET P8.3 P8.2 P8.1 X -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1300.0 Y -2985.6 -3111.2 -3240.5 -3369.8 -3499.1 -3624.7 -3754.0 -3883.3 -4012.6 -4230.7
-1126.2 -954.5 -822.4 -629.1 -496.9 -370.2 -225.6 -81.6 86.4 206.4
-4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
46
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
Pad No. 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 Symbol P8.0 P0.3 P0.2 P0.1 P0.0 NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC P4.3 P4.2 P4.1 P4.0 CLK VDD LXIN LXOUT P2.0 P2.1 P2.2 P2.3 P5.0 P5.1 P5.2 X 374.4 512.5 632.5 783.0 903.0 Y -4509.4 -4509.4 -4509.4 -4509.4 -4509.4
1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1300.0
-4416.5 -4287.4 -4158.3 -4029.2 -3905.1 -3775.8 -3652.6 -3532.3 -3377.8 -3207.9 -3038.0 -2868.1 -2698.2 -2528.3 -2286.7
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
47
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Pad No. 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 Symbol P5.3 P6.0 P6.1 P6.2 P6.3 P7.0 P7.1 P7.2 P7.3 SEG32 SEG33 SEG34 SEG35 SEG36 SEG37 SEG38 SEG39 SEG40 SEG41 SEG42 SEG43 SEG44 SEG45 SEG46 SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 NC NC NC NC NC NC X 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 Y -2092.5 -1898.3 -1704.1 -1509.9 -1315.7 -1121.5 -927.3 -733.1 -538.9 -344.7 -150.5 43.7 237.9 432.1 626.3 820.5 1014.7 1208.9 1403.1 1597.3 1791.5 1985.7 2179.9 2374.1 2568.3 2762.5 2956.7 3150.9 3345.1 3539.3 3733.5 3927.7 4121.9 4316.1
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
48
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
Pad No. 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 Symbol NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC SEG57 SEG58 SEG59 SEG60/P1.3 SEG61/P1.2 SEG62/P1.1 SEG63/P1.0 V2 V1 V4 V3 V5 VB VA VNN NC NC NC NC NC NC NC NC NC NC X Y
1300.0 998.1 831.4 664.8 498.1 331.4 164.7 40.7 -88.8 -225.7 -382.9 -537.4 -748.0 -903.7 -1047.6
4510.3 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4505.5
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
49
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Pad No. 201 202 203 204 205 206 207 208 Symbol NC NC NC NC NC NC NC NC X Y
Unit : um Chip size :2890 x 9380um Note : For PCB layout, IC substrate must be floated or connected to Vss.
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
50
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
PAD DIAGRAM (32 COMMONS)
VNN VA VB V5 V3 V4 V1 V2 SEG63/ SEG62/ SEG61/ SEG60/ SEG59/ SEG58/ P1.0 P1.1 P1.2 P1.3 P2.0 P2.1
SEG31
2
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
SEG57/P2.2
SEG30
3
154
SEG56/P2.3
SEG29
4
153
SEG55/P5.0
SEG28
5
152
SEG54/P5.1
SEG27
6
151
SEG53/P5.2
SEG26
7
150
SEG52/P5.3
SEG25
8
149
SEG51/P6.0
SEG24
9
148
SEG50/P6.1
SEG23
10
147
SEG49/P6.2
SEG22
11
146
SEG48/P6.3
SEG21
12
145
SEG47/P7.0
SEG20
13
144
SEG46/P7.1
SEG19
14
143
SEGP5/P7.2
SEG18
15
142
SEG44/P7.3
SEG17
16
141
SEG43
SEG16
17
140
SEG42
SEG15
18
139
SEG41
SEG14
19
138
SEG40
SEG13
20
137
SEG39
SEG12
21
136
SEG38
SEG11
22
135
SEG37
SEG10
23
134
SEG36
SEG9
24
(0,0)
133
SEG35
SEG8
25
132
SEG34
SEG7
26
131
SEG33
SEG6
27
EM73MA89B
130
SEG32
SEG5
28
129
COM16
SEG4
29
128
COM17
SEG3
30
127
COM18
SEG2
31
126
COM19
SEG1
32
125
COM20
SEG0
33
124
COM21
COM0
34
123
COM22
COM1
35
122
COM23
COM2
36
121
COM24
COM3
37
120
COM25
COM4
38
119
COM26
COM5
39 40 41
118
COM27
COM6
117
COM28
COM7
116
COM8
COM29
42 43 44 45
113 115
COM30
COM9
COM10
114
COM31
COM11
LXOUT LXIN VDD CLK P4.0 P4.1 P4.2 P4.3
COM12
46 47 48 49
112 111 110 109 108
COM13
COM14
COM15
VSS
50
107 106
71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
VPP
VDD2 BZ1/VO
BZ2
VSS TEST RESET
P8.3
P8.2
P8.1
P8.0
P0.3
P0.2
P0.1 P0.0
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
51
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Pad No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Symbol NC SEG31 SEG30 SEG29 SEG28 SEG27 SEG26 SEG25 SEG24 SEG23 SEG22 SEG21 SEG20 SEG19 SEG18 SEG17 SEG16 SEG15 SEG14 SEG13 SEG12 SEG11 SEG10 SEG9 SEG8 SEG7 SEG6 SEG5 SEG4 SEG3 SEG2 SEG1 SEG0 COM0 COM1 COM2 COM3 COM4 COM5 COM6 X -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1300.0 -1264.4 -1264.4 Y 4508.2 4314.0 4119.8 3925.6 3731.4 3537.2 3343.0 3148.8 2954.6 2760.4 2566.2 2372.0 2177.8 1983.6 1789.4 1595.2 1401.0 1206.8 1012.6 818.4 624.2 430.0 235.8 41.6 -152.6 -346.8 -541.0 -735.2 -929.4 -1123.6 -1317.8 -1512.0 -1706.2 -1900.4 -2094.6 -2288.8 -2483.0 -2727.0 -2856.3
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
52
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
Pad No. 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 Symbol COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 VSS NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC VPP VDD2 BZ1/VO BZ2 VSS TEST RESET P8.3 P8.2 P8.1 X -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1264.4 -1300.0 Y -2985.6 -3111.2 -3240.5 -3369.8 -3499.1 -3624.7 -3754.0 -3883.3 -4012.6 -4230.7
-1126.2 -954.5 -822.4 -629.1 -496.9 -370.2 -225.6 -81.6 86.4 206.4
-4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4 -4509.4
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
53
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Pad No. 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 Symbol P8.0 P0.3 P0.2 P0.1 P0.0 NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC P4.3 P4.2 P4.1 P4.0 CLK VDD LXIN LXOUT COM31 COM30 COM29 COM28 COM27 COM26 COM25 X 374.4 512.5 632.5 783.0 903.0 Y -4509.4 -4509.4 -4509.4 -4509.4 -4509.4
1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1264.4 1300.0
-4416.5 -4287.4 -4158.3 -4029.2 -3905.1 -3775.8 -3652.6 -3532.3 -3377.8 -3207.9 -3038.0 -2868.1 -2698.2 -2528.3 -2286.7
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
54
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
Pad No. 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 Symbol COM24 COM23 COM22 COM21 COM20 COM19 COM18 COM17 COM16 SEG32 SEG33 SEG34 SEG35 SEG36 SEG37 SEG38 SEG39 SEG40 SEG41 SEG42 SEG43 SEG44/P7.3 SEG45/P7.2 SEG46/P7.1 SEG47/P7.0 SEG48/P6.3 SEG49/P6.2 SEG50/P6.1 SEG51/P6.0 SEG52/P5.3 SEG53/P5.2 SEG54/P5.1 SEG55/P5.0 SEG56/P2.3 NC NC NC NC NC NC X 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 1300.0 Y -2092.5 -1898.3 -1704.1 -1509.9 -1315.7 -1121.5 -927.3 -733.1 -538.9 -344.7 -150.5 43.7 237.9 432.1 626.3 820.5 1014.7 1208.9 1403.1 1597.3 1791.5 1985.7 2179.9 2374.1 2568.3 2762.5 2956.7 3150.9 3345.1 3539.3 3733.5 3927.7 4121.9 4316.1
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
55
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Pad No. 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 Symbol NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC SEG57/P2.2 SEG58/P2.1 SEG59/P2.0 SEG60/P1.3 SEG61/P1.2 SEG62/P1.1 SEG63/P1.0 V2 V1 V4 V3 V5 VB VA VNN NC NC NC NC NC NC NC NC NC NC X Y
1300.0 998.1 831.4 664.8 498.1 331.4 164.7 40.7 -88.8 -225.7 -382.9 -537.4 -748.0 -903.7 -1047.6
4510.3 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4509.4 4505.5
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
56
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
Pad No. 201 202 203 204 205 206 207 208 Symbol NC NC NC NC NC NC NC NC X Y
Unit : um Chip size :2890 x 9380um Note : For PCB layout, IC substrate must be floated or connected to Vss.
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
57
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
ABSOLUTE MAXIMUM RATINGS
Items Supply Voltage Input Voltage Output Voltage Power Dissipation Operating Temperature Storage Temperature Sym. V DD V IN VO PD T OPR TSTG Ratings -0.5V to 3.6V -0.5V to VDD+0.5V -0.5V to VDD+0.5V 300mW -30oC to 70oC -55oC to 125oC Conditions
TOPR=50 oC
RECOMMANDED OPERATING CONDITIONS
Items Supply Voltage Input Voltage Operating Frequency Sym. V DD V IH V IL FC Fs Ratings 2.2V to 3.6V 0.90xVDD to VDD 0V to 0.10xVDD 4.6MHz ~ 9.2MHz 32KHz Conditions
CLK LXIN,LXOUT
DC ELECTRICAL CHARACTERISTICS (VDD=30.3V, VSS=0V, TOPR=25oC) Parameters Sym. Min. Typ. Max. Unit Conditions
Supply current I DD Hysteresis voltage Input current VHYS+ VHYSIIH I IL
0.50VDD 0.20VDD
0.5 35 30 7 0.1 -250 -20 2.4 0.15 200 600
1.2 45 40 12 1
0.75VDD 0.40VDD
mA A A A A V V A A A A V V V A K K
VDD=3.3V,DUAL mode,no load, Fc=4.6MHz ,Fs=32KHz VDD=3.3V,SLOW mode,Fs=32KHz, LCD on VDD=3.3V, IDLE mode, LCD on VDD=3.3V, IDLE mode, LCD off VDD=3.3V, STOP mode RESET, P0, P8 P0, RESET, VDD=3.3V,VIH=3.3/0V Open-drain, VDD=3.3V,VIH=3.3/0V Push-pull (normal current push-pull) VDD=3.3V, VIL=0.4V Push-pull (low current push-pull) VDD=3.3V, VIL=0.4V Push-pull, (high current push-pull) VDD=2.7V, IOH=-0.9mA Push-pull, (normal current push-pull) VDD=2.7V, IOH=-40A VDD=2.7V, IOL=0.9mA Open-drain, VDD=3.3V, VO=3.3V P0, VDD=3.3V RESET, VDD=3.3V
-
1 1 -500 -25 0.3 1 300 900
Output voltage
V OH
2.4 2.0
Leakage current Input resistor
V OL ILO R IN
100 300
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
58
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
Output current of BZ1, BZ2 I OH I OL I OH I OL 30 30 75 75 2 0.765 0.81 0.855 0.9 0.945 3 0.85 0.90 0.95 1.00 1.05 4 0.935 0.99 1.045 1.1 1.155 mA mA mA mA mA V V V V V VDD=3.0V, VBZ=1.5V, mask option : small size VDD=3.0V, VBZ=1.5V, mask option : large size VDD=3.0V, vo=0.7V VDD=3.0V,no load,VREF=000 VDD=3.0V,no load,VREF=001 VDD=3.0V,no load,VREF=010 VDD=3.0V,no load,VREF=011 VDD=3.0V,no load,VREF=100
Output current of VO LCD reference V REF voltage
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
59
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
INSTRUCTION TABLE
(1) Data Transfer Mnemonic
inary Prelim
Object code ( binary ) Operation description AccRAM[x] Acc RAM[HL] AccROM[DP] L AccROM[DP]H,DP+1 HRk LRRAM[x],HRRAM[x+1] Acck LRk RAM[x]Acc RAM[HL]Acc RAM[HL]Acc, LR-1 RAM[HL]Acc, LR+1 RAM[y]k RAM[HL]k, LR+1 AccHR AccLR
Byte 2 1 1 1 1 2 1 1 2 1 1 1 2 1 1 1
Cycle 2 1 2 2 1 2 1 1 2 1 1 1 2 1 1 1 C -
LDA x 0110 1010 xxxx xxxx LDAM 0101 1010 LDAX 0110 0101 LDAXI 0110 0111 LDH #k 1001 kkkk LDHL x 0100 1110 xxxx xx00 LDIA #k 1101 kkkk LDL #k 1000 kkkk STA x 0110 1001 xxxx xxxx STAM 0101 1001 STAMD 0111 1101 STAMI 0111 1111 STD #k,y 0100 1000 kkkk yyyy STDMI #k 1010 kkkk THA 0111 0110 TLA 0111 0100 (2) Rotate Mnemonic RLCA RRCA
Flag Z Z Z Z Z Z Z Z Z Z Z
S 1 1 1 1 1 1 1 1 1 1 C C' 1 C' 1 1
Object code ( binary ) Operation description 0101 0000 0101 0001 CFAcc CFAcc
Byte 1 1
Cycle 1 1 C C C
Flag Z Z Z
S C' C'
(3) Arithmetic operation Mnemonic ADCAM ADD #k,y ADDA #k ADDAM ADDH #k ADDL #k ADDM #k DECA DECL DECM INCA Object code ( binary ) Operation description 0111 0100 0110 0111 0110 0110 0110 0101 0111 0101 0101 0000 1001 kkkk yyyy 1110 0101 kkkk 0001 1110 1001 kkkk 1110 0001 kkkk 1110 1101 kkkk 1100 1100 1101 1110 AccAcc + RAM[HL] + CF RAM[y]RAM[y] + k AccAcc+k AccAcc + RAM[HL] HRHR+k LRLR+k RAM[HL]RAM[HL] +k AccAcc-1 LRLR-1 RAM[HL]RAM[HL] -1 AccAcc + 1 Byte 1 2 2 1 2 2 2 1 1 1 1 Cycle 1 2 2 1 2 2 2 1 1 1 1 C C Flag Z Z Z Z Z Z Z Z Z Z Z Z
S C' C' C' C' C' C' C' C C C C'
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
60
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
ry elimina Pr
INCL INCM SUBA #k SBCAM SUBM #k 0111 1110 0101 1111 0110 1110 0111 kkkk 0111 0010 0110 1110 1111 kkkk LRLR + 1 RAM[HL]RAM[HL]+1 Acck-Acc AccRAM[HLl - Acc - CF' RAM[HL]k - RAM[HL] 1 1 2 1 2 1 1 2 1 2 C Z Z Z Z Z C' C' C C C
(4) Logical operation
Mnemonic ANDA #k ANDAM ANDM #k ORA #k ORAM ORM #k XORAM (5) Exchange Mnemonic Object code (binary) Operation description Byte Cycle Flag C Z Object code (binary) 0110 0111 0110 0110 0111 0110 0111 1110 0110 kkkk 1011 1110 1110 kkkk 1110 0100 kkkk 1000 1110 1100 kkkk 1001 Operation description AccAcc&k AccAcc & RAM[HL] RAM[HL]RAM[HL]&k AccAcc k Acc Acc RAM[HL] RAM[HL]RAM[HL] k AccAcc^RAM[HL]
-----
Byte 2 1 2 2 1 2 1
Cycle 2 1 2 2 1 2 1 C -
Flag Z Z Z Z Z Z Z Z
S Z' Z' Z' Z' Z' Z' Z'
S
EXA x EXAH EXAL EXAM EXHL x
0110 1000 xxxx xxxx 0110 0110 0110 0100 0101 1000 0100 1100 xxxx xx00
AccRAM[x] AccHR AccLR AccRAM[HL] LRRAM[x], HRRAM[x+1]
2 1 1 1 2
2 2 2 1 2
-
Z Z Z Z -
1 1 1 1 1
(6) Branch
Mnemonic Object code (binary) Operation description Byte Cycle Flag C Z
S
SBR a LBR a SLBR a
00aa aaaa 1100 aaaa aaaa aaaa 0101 0101 1100 aaaa
aaaa aaaa (a:1000~1FFFh)
If SF=1 then PCPC12-6.a5-0 elsenull If SF= 1 then PCa else null If SF=1 then PCa else null
1 2 3
1 2 3
-
-
1 1 1
0101 0111 1100 aaaa
aaaa aaaa (a:0000~0FFFh)
(7) Compare
Mnemonic Object code (binary) Operation description Byte Cycle Flag C Z
S
CMP #k,y 0100 1011 kkkk yyyy CMPA x 0110 1011 xxxx xxxx
k-RAM[y] RAM[x]-Acc
2 2
2 2
C C
Z Z
Z' Z'
61
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
Mnemonic Object code ( binary ) Operation description Byte Cycle C Flag Z S
CMPAM CMPH #k CMPIA #k CMPL #k
0111 0011 0110 1110 1011 kkkk 1011 kkkk 0110 1110 0011 kkkk
RAM[HL] - Acc k - HR k - Acc k-LR
1 2 1 2
1 2 1 2
C C -
Z Z Z Z
Z' C Z' C
(8) Bit manipulation Mnemonic CLM CLP CLPL CLR SEM SEP SEPL SET TF TFA TFM TFP TFPL TT TTP b p,b y,b b p,b y,b y,b b b p,b y,b p,b Object code ( binary ) 1111 00bb 0110 1101 11bb pppp 0110 0000 0110 1100 11bb yyyy 1111 01bb 0110 1101 01bb pppp 0110 0010 0110 1100 01bb yyyy 0110 1100 00bb yyyy 1111 10bb 1111 11bb 0110 1101 00bb pppp 0110 0001 0110 1100 10bb yyyy 0110 1101 10bb pppp Operation description RAM[HL]b0 PORT[p]b0 PORT[LR3-2+4]LR1-00 RAM[y]b0 RAM[HL]b1 PORT[p]b1 PORT[LR3-2+4]LRl-01 RAM[y]b1 SFRAM[y]b' SFAcc b' SFRAM[HL]b' SFPORT[p]b' SFPORT[LR 3-2 +4]LR1-0' SFRAM[y]b SFPORT[p]b Byte 1 2 1 2 1 2 1 2 2 1 1 2 1 2 2 Cycle 1 2 2 2 1 2 2 2 2 1 1 2 2 2 2 C Flag Z -
S 1 1 1 1 1 1 1 1 * * * * * * *
(9) Subroutine Mnemonic LCALL a SCALL a Object code ( binary ) 0100 0aaa aaaa aaaa 1110 nnnn Operation description STACK[SP]PC, SPSP -1, PCa STACK[SP]PC, SPSP - 1, PCa, a = 8n + 6 (n =115),0086h (n = 0) SPSP + 1, PCSTACK[SP] Byte 2 1 Cycle 2 2 C Flag Z -
S -
RET (10) Input/output Mnemonic INA INM OUT OUTA OUTM p p #k,p p p
0100 1111
1
2
-
-
-
Object code ( binary ) 0110 1111 0100 pppp 0110 1111 1100 pppp 0100 1010 kkkk pppp 0110 1111 000p pppp 0110 1111 100p pppp
Operation description AccPORT[p] RAM[HL]PORT[p] PORT[p]k PORT[p]Acc PORT[p]RAM[HL]
Byte 2 2 2 2 2
Cycle 2 2 2 2 2 C -
Flag Z Z -
S Z' Z' 1 1 1
62
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
(11) Flag manipulation Mnemonic TFCFC TTCFS TZS Object code ( binary ) 0101 0011 0101 0010 0101 1011
ry elimina Pr
Operation description SFCF', CF0 SFCF, CF1 SFZF Byte 1 1 1 Cycle 1 1 1 C 0 1 Flag Z S * * *
(12) Interrupt control Mnemonic CIL r DICIL r EICIL r EXAE RTI Object code ( binary ) 0110 0011 11rr rrrr 0110 0011 10rr rrrr 0110 0011 01rr rrrr 0111 0101 0100 1101 Operation description ILIL & r EIF0,ILIL&r EIF1,ILIL&r MASKAcc SPSP+1,FLAG.PC STACK[SP],EIF 1 Byte 2 2 2 1 1 Cycle 2 2 2 1 2 C * Flag Z *
S 1 1 1 1 *
(13) CPU control Mnemonic NOP Object code ( binary ) 0101 0110 Operation description no operation Byte 1 Cycle 1 C Flag Z -
S -
(14) Timer/Counter & Data pointer & Stack pointer control Mnemonic LDADPL LDADPM LDADPH LDASP LDATAL LDATAM LDATAH LDATBL LDATBM LDATBH STADPL STADPM STADPH STASP STATAL STATAM STATAH STATBL STATBM STATBH Object code ( binary ) 0110 1010 1111 1100 0110 1010 1111 1101 0110 1010 1111 1110 0110 1010 1111 1111 0110 1010 1111 0100 0110 1010 1111 0101 0110 1010 1111 0110 0110 1010 1111 1000 0110 1010 1111 1001 0110 1010 1111 1010 0110 1001 1111 1100 0110 1001 1111 1101 0110 1001 1111 1110 0110 1001 1111 1111 0110 1001 1111 0100 0110 1001 1111 0101 0110 1001 1111 0110 0110 1001 1111 1000 0110 1001 1111 1001 0110 1001 1111 1010 Operation description Acc[DP] L Acc[DP] M Acc[DP] H AccSP Acc[TA] L Acc[TA]M Acc[TA] H Acc[TB] L Acc[TB]M Acc[TB]H [DP] LAcc [DP] MAcc [DP] HAcc SPAcc [TA] LAcc [TA]MAcc [TA] HAcc [ TB] LAcc [TB] MAcc [TB] HAcc Byte 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 Cycle 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 C Flag Z Z Z Z Z Z Z Z Z Z Z -
S 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
63
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
EM73MA89B 4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
inary Prelim
**** SYMBOL DESCRIPTION
Symbol HR PC SP ACC CF SF IL PORT[p] RAM[x] ROM[DP]H [DP]M [TA]L([TB]L) [TA]H([TB]H) LR3-2 PC12-6 --
Description H register Program counter Stack pointer Accumulator Carry flag Status flag Interrupt latch Port ( address : p ) Timer/counter B Data memory (address : x ) High 4-bit of program memory Middle 4-bit of data pointer register Low 4-bit of timer/counter A (timer/counter B) register High 4-bit of timer/counter A (timer/counter B) register Bit 3 to 2 of LR Bit 12 to 6 of program counter Exchange Substraction Logic OR Inverse operation 4-bit immediate data 4-bit zero-page address Bit address
Symbol LR DP STACK[SP] FLAG ZF EI MASK RAM[HL] ROM[DP]L [DP]L [DP]H [TA]M([TB]M) LR 1-0 a5-0 + & ^ . x p r
Description L register Data pointer Stack specified by SP All flags Zero flag Enable interrupt register Interrupt mask Timer/counter A Data memory (address : HL ) Low 4-bit of program memory Low 4-bit of data pointer register High 4-bit of data pointer register Middle 4-bit of timer/counter A (timer/counter B) register Contents of bit assigned by bit 1 to 0 of LR Bit 5 to 0 of destination address for branch instruction Transfer Addition Logic AND Logic XOR Concatenation 8-bit RAM address 4-bit or 5-bit port address 6-bit interrupt latch
#k y b
* This specification are subject to be changed without notice.
10.15.2002 (V1.3)
64

▲Up To Search▲

Price & Availability of EM73MA89B

	To Download EM73MA89B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .